首页> 外文期刊>MTT: Manufacturing Technology Today >ESD FAILURE ANALYSIS OF FPGA AND CPLD IC
【24h】

ESD FAILURE ANALYSIS OF FPGA AND CPLD IC

机译:FPGA和CPLD IC的ESD失效分析

获取原文
获取原文并翻译 | 示例
           

摘要

Complex electronics devices are becoming more sensitive to electrostatic discharge (ESD). These components are being developed with higher density (extra memory bits per unit volume) and are becoming faster (MHz, GHz, THz, etc.). Indirect and direct air/contact discharge test has been conducted on the ALS-SDA-CPLD/FPGA trainer kit connected to the digital to analog converter (DAC) module. The Field Programmable Gate Arrays (FPGA) and Complex Programmable Logic Devices (CPLD) are found to be very ESD sensitive. The FPGA 3s50 IC was affected during the contact discharge to input pin. There was damage to the I/O pin bond pad as well as the metal top layer. There was dielectric breakdown damage observed in the CPLD 9572 IC.
机译:复杂的电子设备对静电放电(ESD)越来越敏感。这些组件正在以更高的密度(每单位体积额外的存储位)进行开发,并且变得越来越快(MHz,GHz,THz等)。已对连接至数模转换器(DAC)模块的ALS-SDA-CPLD / FPGA培训套件进行了间接和直接的空气/接触放电测试。发现现场可编程门阵列(FPGA)和复杂可编程逻辑器件(CPLD)对ESD非常敏感。在输入引脚的接触放电期间,FPGA 3s50 IC受到了影响。 I / O引脚键合焊盘以及金属顶层损坏。在CPLD 9572 IC中观察到电介质击穿损坏。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号