首页> 外文期刊>Integrated Computer-Aided Engineering >A near-optimal parallel algorithm for one-dimensional gate assignment in VLSI layout
【24h】

A near-optimal parallel algorithm for one-dimensional gate assignment in VLSI layout

机译:VLSI布局中一维门分配的近乎最佳并行算法

获取原文
获取原文并翻译 | 示例
           

摘要

A novel approach to the one-dimensional gate assignment problem is presented in this paper where the problem is NP-hard and one of the most fundamental layout problems in VLSI design. The proposed system is composed of n× n processing elementscalled the artificial two-dimensional maximum neurons for (n + 2)-gate assignment problems. We have discovered the improved solutions in the benchmark problems over the best existing algorithms. The proposed parallel algorithm is also applicable to otherVLSI layout problems.
机译:本文提出了一种解决一维门分配问题的新颖方法,该问题是NP难的问题,是VLSI设计中最基本的布局问题之一。拟议的系统由n×n个处理元素组成,称为(n + 2)门分配问题的人工二维最大神经元。我们已经发现基准问题中现有最佳算法的改进解决方案。提出的并行算法也适用于其他VLSI布局问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号