首页> 外文期刊>電子情報通信学会技術研究報告. フォ-ルトトレラントシステム >A field-programmable gate array architecture with fault detection and recovery capability
【24h】

A field-programmable gate array architecture with fault detection and recovery capability

机译:具有故障检测和恢复功能的现场可编程门阵列架构

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

Due to the exponential growth of the density and capacity of VLSI technology, it becomes increasingly difficult to achieve higher performance while keeping a high level of system reliability. In order to construct highly reliable systems with next-generation VLSI technology, not only the improvements in fabrication technology, but also active measures are required to deal with temporary/permanent hardware faults in integrated components. This paper investigates the potential of Field-Programmable Gate Arrays (FPGAs) to realize reliable Systems with self-repair capability. We propose a new FPGA architecture that can detect hardware faults during operation, and can recover the correct function by reconfiguring its structure.
机译:由于VLSI技术的密度和容量呈指数级增长,在保持较高系统可靠性的同时,实现更高性能变得越来越困难。为了使用下一代VLSI技术构建高度可靠的系统,不仅需要改进制造技术,而且还需要采取积极措施来应对集成组件中的临时/永久性硬件故障。本文研究了现场可编程门阵列(FPGA)在实现具有自我修复能力的可靠系统方面的潜力。我们提出了一种新的FPGA架构,该架构可以检测操作过程中的硬件故障,并可以通过重新配置其结构来恢复正确的功能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号