首页> 外文期刊>Journal of Semiconductors >Reducing vulnerability to soft errors in sub-100 nm content addressable memory circuits
【24h】

Reducing vulnerability to soft errors in sub-100 nm content addressable memory circuits

机译:减少低于100 nm内容可寻址存储电路中的软错误的脆弱性

获取原文
获取原文并翻译 | 示例
           

摘要

We first study the impacts of soft errors on various types of CAM for different feature sizes. After presenting a soft error immune CAM cell, SSB-RCAM, we propose two kinds of reliable CAM, DCF-RCAM and DCK-RCAM. In addition, we present an ignore mechanism to protect dual cell redundancy CAMs against soft errors. Experimental results indicate that the 11T-NOR CAM cell has an advantage in soft error immunity. Based on 11T-NOR, the proposed reliable CAMs reduce the SER by about 81% on average with acceptable overheads. The SER of dual cell redundancy CAMs can also be decreased using the ignore mechanism in specific applications.
机译:我们首先研究软错误对不同类型特征尺寸的各种类型CAM的影响。在介绍了一种软错误免疫CAM单元SSB-RCAM之后,我们提出了两种可靠的CAM:DCF-RCAM和DCK-RCAM。此外,我们提出了一种忽略机制来保护双单元冗余CAM免受软错误的影响。实验结果表明,11T-NOR CAM单元在抗软错误方面具有优势。基于11T-NOR,建议的可靠CAM在可接受的开销下平均可将SER降低约81%。在特定应用中,也可以使用忽略机制来降低双单元冗余CAM的SER。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号