...
首页> 外文期刊>WSEAS Transactions on Circuits and Systems >A 12-bit CMOS Dual-ladder Resistor String D/A Converter Integrated with Self-adjusted Reference Circuit
【24h】

A 12-bit CMOS Dual-ladder Resistor String D/A Converter Integrated with Self-adjusted Reference Circuit

机译:集成有自调整参考电路的12位CMOS双梯形电阻串D / A转换器

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

This paper presents a 12 bit dual-ladder resistor string digital to analog converter (DAC) with the power supply of ±5V which adopts a self-adjusted reference circuit and a class-AB output buffer. A self-adjusted reference circuit is used to provide differential reference voltages for obtaining better accuracy and symmetry. The DAC reuses the resistors of the differential reference voltages circuit as the dual-ladder resistor string, which saves a considerable chip area. Class-AB output stage is employed to reduce the setup time and enhance the load-driving capability. The 12 bit DAC is fabricated in a standard 0.5μm CMOS process. The measured results show that the integral non-linearity (INL) and differential non-linearity (DNL) are less than 2 LSB and 0.25 LSB, respectively. The proposed DAC features the characteristics of high precision, good monotonicity and excellent symmetry.
机译:本文介绍了一种电源电压为±5V的12位双梯形电阻串数模转换器(DAC),它采用了自调整基准电路和AB类输出缓冲器。自调节参考电路用于提供差分参考电压,以获得更好的精度和对称性。 DAC将差分基准电压电路的电阻器用作双梯形电阻器串,从而节省了可观的芯片面积。采用AB类输出级以减少建立时间并增强负载驱动能力。 12位DAC采用标准的0.5μmCMOS工艺制造。测量结果表明,积分非线性(INL)和微分非线性(DNL)分别小于2 LSB和0.25 LSB。提出的DAC具有精度高,单调性好和对称性好的特点。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号