首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Diagnosis Framework for Locating Failed Segments of Path Delay Faults
【24h】

Diagnosis Framework for Locating Failed Segments of Path Delay Faults

机译:路径延迟故障的故障段定位诊断框架

获取原文
获取原文并翻译 | 示例

摘要

Diagnosis tools can be used to speed up the process for finding the root causes of functional or performance problems in a VLSI circuit. In this paper, we propose a method to locate possible segments that cause extra delays on circuit paths. We use the delay bounds of the tested paths to build linear constraints. By guiding the solutions of the linear constraints solved by a linear programming solver, we can identify segments with extra delays. Also, with the ranks of segment delays, we can prioritize the search for possible locations of failed segments. Besides, we also propose to reduce the search space by identifying indistinguishable segments. Essentially, we cannot separate segments in the same category no matter which segments have faults. This approach greatly increases the efficiency of the diagnosis process. Three main features of the proposed method are that: 1) it does not assume any delay fault model; 2) it derives diagnosis results directly from test data; and 3) it is able to diagnose failures caused by multiple delay defects. These features make our proposed method more realistic on solving the real problems occurring in the manufacturing process. In the experimental results, for most cases of injecting 5% of the longest path delay, the probabilities are over 90% for locating faulty segments within the list of top-ten suspects, and the average rankings, that is often referred to as first hit rank (FHR), which is defined as the rank of the first hit of the defect in the ranking list, are among the top five suspect locations for single fault injection. In the experimental results of multiple faults injection, the average FHRs are also lower than 5 for all cases of injecting 1% of the longest path delay.
机译:诊断工具可用于加快查找VLSI电路中功能或性能问题的根本原因的过程。在本文中,我们提出了一种定位可能导致电路路径上额外延迟的段的方法。我们使用测试路径的延迟范围来建立线性约束。通过引导由线性规划求解器求解的线性约束的解,我们可以识别具有额外延迟的线段。同样,借助分段延迟的等级,我们可以优先搜索失败分段的可能位置。此外,我们还建议通过识别无法区分的片段来减少搜索空间。从本质上讲,无论哪个段存在故障,我们都不能将相同的段分开。这种方法大大提高了诊断过程的效率。该方法的三个主要特点是:1)不假设任何延迟故障模型。 2)直接从测试数据得出诊断结果; 3)能够诊断由多个延迟缺陷引起的故障。这些特征使我们提出的方法在解决制造过程中出现的实际问题上更加现实。在实验结果中,对于大多数注入最长路径延迟5%的情况,在前十名犯罪嫌疑人列表和平均排名(通常称为第一击)中定位故障段的概率超过90%等级(FHR)(定义为等级列表中缺陷的第一个命中等级)是单个故障注入的前五个可疑位置之一。在多次故障注入的实验结果中,在注入最长路径延迟的1%的所有情况下,平均FHR均低于5。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号