首页> 外文期刊>Very Large Scale Integration (VLSI) Systems, IEEE Transactions on >A Chip-Area Efficient Voltage Regulator for VLSI Systems
【24h】

A Chip-Area Efficient Voltage Regulator for VLSI Systems

机译:适用于VLSI系统的芯片面积高效稳压器

获取原文
获取原文并翻译 | 示例

摘要

This paper presents an error amplifier structure to improve load regulation of low-voltage low-dropout regulators. The proposed error amplifier has ultrawide swing to extend the high-gain region so that the size of power transistor can be reduced. Experimental results show that the required power transistor size is reduced by 25% to achieve similar performance in load regulation. Moreover, extra power consumption and increase of silicon area are not significant.
机译:本文提出了一种误差放大器结构,以改善低压低压差稳压器的负载调节。所提出的误差放大器具有超宽摆幅以扩展高增益区域,从而可以减小功率晶体管的尺寸。实验结果表明,所需的功率晶体管尺寸减小了25%,以实现类似的负载调节性能。而且,额外的功耗和硅面积的增加并不重要。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号