首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Improved High Code-Rate Soft BCH Decoder Architectures With One Extra Error Compensation
【24h】

Improved High Code-Rate Soft BCH Decoder Architectures With One Extra Error Compensation

机译:具有一种额外的误差补偿的改进的高码率软BCH解码器体系结构

获取原文
获取原文并翻译 | 示例

摘要

Compared with traditonal hard Bose-Chaudhuri-Hochquenghem (BCH) decoders, soft BCH decoders provide better error-correcting performance but much higher hardware complexity. In this brief, an improved soft BCH decoding algorithm is presented to achieve both competitive hardware complexity and better error-correcting performance by dealing with least reliable bits and compensating one extra error outside the least reliable set. For BCH (255, 239; 2) and (255, 231; 3) codes, our proposed soft BCH decoders can achieve up to 0.75-dB coding gain with one extra error compensation and 5% less complexity than the traditional hard BCH decoders.
机译:与传统的硬Bose-Chaudhuri-Hochquenghem(BCH)解码器相比,软BCH解码器提供了更好的纠错性能,但硬件复杂度更高。在本摘要中,提出了一种改进的软BCH解码算法,该算法通过处理最不可靠的位并补偿最不可靠集之外的一个额外错误,来实现具有竞争力的硬件复杂性和更好的纠错性能。对于BCH(255,239; 2)和(255,231; 3)码,我们提出的软BCH解码器可以实现高达0.75 dB的编码增益,并且具有一个额外的误差补偿,并且比传统的硬BCH解码器少5%的复杂度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号