首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Reduced Power Transition Fault Test Sets for Circuits With Independent Scan Chain Modes
【24h】

Reduced Power Transition Fault Test Sets for Circuits With Independent Scan Chain Modes

机译:具有独立扫描链模式的电路的简化的功率转换故障测试仪

获取原文
获取原文并翻译 | 示例

摘要

This brief considers circuits with multiple scan chains where each scan chain can operate in shift, functional, or hold mode independently of the other scan chains. For circuits where the hardware overhead of controlling the scan chains independently is acceptable, this brief describes a procedure whose goal is to generate a test set that achieves the same transition fault coverage as a test set that consists of both broadside and skewed-load tests, but where the shift mode is used as few times as possible during the first patterns of the tests. This allows the circuit to operate closer to its functional operation conditions, and reduces the power dissipation during the second patterns of the tests, which are applied at-speed.
机译:本简介考虑具有多个扫描链的电路,其中每个扫描链可以独立于其他扫描链以移位,功能或保持模式操作。对于可接受独立控制扫描链的硬件开销的电路,本简述描述了一个过程,该过程的目的是生成一个测试集,该测试集可实现与由宽边测试和偏载测试组成的测试集相同的过渡故障覆盖率,但在测试的第一个模式期间,应尽可能少地使用移位模式。这允许电路在接近其功能工作条件的条件下工作,并减少了在快速进行测试的第二种测试模式期间的功耗。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号