首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Write Variation Aware Buffer Assignment for Improved Lifetime of Non-Volatile Buffers in On-Chip Interconnects
【24h】

Write Variation Aware Buffer Assignment for Improved Lifetime of Non-Volatile Buffers in On-Chip Interconnects

机译:写变化感知缓冲区分配可改善片上互连中非易失性缓冲区的使用寿命

获取原文
获取原文并翻译 | 示例

摘要

With multiple cores integrated on the same die, communication across cores is managed by on-chip interconnect called network-on-chip (NoC). Power and performance of these interconnect is a significant factor as the communication network consumes a conside
机译:通过将多个内核集成在同一芯片上,跨内核的通信由称为片上网络(NoC)的片上互连进行管理。这些互连的功率和性能是一个重要因素,因为通信网络会消耗大量资源。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号