Optimization of Experimental Designs for System- Level Accelerated Life Test in a Memory System Degraded by Time-Dependent Dielectric Breakdown

摘要

Continuous memory technology scaling causes memory cells to be vulnerable to wearout. To ensure reliable operations of circuits and systems in the presence of wearout, we require accurate estimation of the lifetime of circuits and systems degraded by wear