Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links

Christopher Williams; Diaaeldin Abdelrahman; Xiangdong Jia; Abdullah Ibn Abbas; Odile Liboiron-Ladouceur; Glenn E. R. Cowan

首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links

【24h】

Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links

机译：短距离并行光链路的源同步接收器中的重新配置

获取原文

获取原文并翻译 | 示例

开具论文收录证明 >>

页面导航

摘要
著录项
引文网络
相似文献
相关主题

摘要

This paper presents a source-synchronous receiver architecture for use in parallel optical links. The proposed system is reconfigurable, allowing any channel to be used as a clock or data lane. The architecture is designed for mode-division multiplexed (M

机译：本文提出了一种用于并行光链路的源同步接收器架构。所提出的系统是可重新配置的，允许任何通道用作时钟或数据通道。该架构设计用于模式分割多路复用（M

著录项

来源
《IEEE transactions on very large scale integration (VLSI) systems》 |2019年第7期|1548-1560|共13页
作者
Christopher Williams; Diaaeldin Abdelrahman; Xiangdong Jia; Abdullah Ibn Abbas; Odile Liboiron-Ladouceur; Glenn E. R. Cowan;
展开▼
作者单位

Department of Electrical and Computer Engineering Concordia University Montreal Canada;

Department of Electrical and Computer Engineering Concordia University Mo;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词
Clocks; Optical crosstalk; Crosstalk; Optical fiber communication; Optical receivers; Optical sensors;

机译：时钟;光学串扰;相声;光纤通讯;光学接收器;光学传感器;

相似文献

外文文献
中文文献
专利

1. A 1.8 pJ/bit Source-Synchronous Parallel Interface in 32 nm SOI CMOS with Receiver Redundancy for Link Recalibration [J] . Timothy O. Dickson, Yong Liu, Ankur Agrawal, IEEE Journal of Solid-State Circuits . 2016,第8期

机译：在32nm SOI CMOS中具有1.8pJ / bit的源同步并行接口，具有接收器冗余以进行链路重新校准
2. 8-Gb/s Source-Synchronous I/O Link With Adaptive Receiver Equalization, Offset Cancellation, and Clock De-Skew [J] . James E. Jaussi, Ganesh Balamurugan, David R. Johnson, IEEE Journal of Solid-State Circuits . 2005,第1期

机译：具有自适应接收器均衡，失调抵消和时钟去偏斜功能的8 Gb / s源同步I / O链路
3. Optical receiver systems for high speed parallel digital data links [J] . Govindarajan M., Siala S. Journal of Lightwave Technology . 1995,第7期

机译：用于高速并行数字数据链路的光接收器系统
4. Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links [C] . Christopher Williams, Diaaeldin Abdelrahman, Xiangdong Jia, IEEE International Symposium on Circuits and Systems . 2020

机译：短距离并行光链路的源同步接收器中的重新配置
5. Design and implementation of low cost multi-gigabit OEIC receivers for the serial and parallel optical data links. [D] . Shih, Chian-Gauh. 1995

机译：用于串行和并行光学数据链路的低成本多千兆位OEIC接收器的设计和实现。
6. Hard-Decision Coded Modulation for High-Throughput Short-Reach Optical Interconnect [O] . Bin Chen, Yi Lei, Gabriele Liga, 2020

机译：用于高吞吐量短到达光学互连的硬判决编码调制
7. 100 Gbaud On–Off Keying/Pulse Amplitude Modulation Links in C-Band for Short-Reach Optical Interconnects [O] . Oskars Ozolins, Xiaodan Pang, Aleksejs Udalcovs, 2021

机译：100 GBaud Off键控键控/脉冲幅度调制链路，用于短距离光学互连
8. Receiver Performance Characterization for Modulating Retro-Reflector Atmospheric Optical Links With Pulsed Lasers and Optical Pre-Amplifiers [R] . Davidson, F. M. , Nigon, P. , Gilbreath, G. C. , 2005

机译：用于调制具有脉冲激光器和光学前置放大器的后向反射器大气光学链路的接收器性能表征

Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links

摘要

著录项

引文网络

相似文献

相关主题

期刊订阅