首页> 外文期刊>Proceedings of the IEE - Part B: Electronic and Communication Engineering >The measurement and reduction of noise in coincident-current core memories
【24h】

The measurement and reduction of noise in coincident-current core memories

机译:同步电流核心存储器中的噪声测量和降低

获取原文
获取原文并翻译 | 示例

摘要

Ferrite-core stores are at present the most suitable high-speed memory system for use in a parallel digital computer. The relevant properties of ferrite memory cores and the way in which they are interconnected and interrogated in a coincident-current core store are reviewed, and some specific limitations are considered. The paper is based on an experimental investigation into the noise voltages which can appear on the sense wire of a coincident-current memory plane using ferrite cores. There are two largely independent types of asymmetry which can occur in a cancelling pair: (a) the information held may be different and (b) the final half-current disturbances may have been in opposite senses. The `worst noise???????? condition arises when (a) and (b) are present together in such a way that their effects add. Means by which this pattern can occur in a practical memory are discussed, and waveforms are presented to illustrate the phenomena. A `post-write-disturb???????? pulse, staggered read currents and a split sense wire can reduce the noise by ten to one. A rectangular sense-wire threading can largely eliminate the shock-excited decaying oscillations produced by stray couplings.
机译:目前,铁氧体磁芯存储是最适合用于并行数字计算机的高速存储系统。回顾了铁氧体存储磁芯的相关特性,以及它们在同步电流磁芯存储器中互连和询问的方式,并考虑了一些特定的限制。本文基于对使用铁氧体磁芯的同时电流存储平面的传感线上可能出现的噪声电压的实验研究。在抵消对中可能存在两种在很大程度上独立的不对称类型:(a)所保存的信息可能不同,并且(b)最终的半电流干扰可能具有相反的含义。最糟糕的声音当(a)和(b)以其作用加在一起的方式同时存在时,就会出现这种情况。讨论了这种模式可以在实际存储器中出现的方法,并提供了波形来说明这种现象。 `post-write-disturb ????????脉冲,交错的读取电流和分体式感应线可将噪声降低十比一。矩形的感应线螺纹可以在很大程度上消除由杂散耦合产生的激振衰减振荡。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号