首页> 外文期刊>Printed Circuit Design >Is FAN-OUT WAFER-LEVEL PACKAGING Right for Your Product?
【24h】

Is FAN-OUT WAFER-LEVEL PACKAGING Right for Your Product?

机译:扇出晶圆级包装是否适合您的产品?

获取原文
获取原文并翻译 | 示例
       

摘要

Fan-out wafer-level packaging (FO-WLP) technology has picked up considerable momentum since it was selected by Apple for use in the iPhone 7. FO-WLP establishes die-to-die and die-to-ball grid array (BGA) connectivity directly through packaging redistribution layers (RDLs), eliminating the packaging substrate used in more-established flip-chip and wafer-level chip scale packages (WLCSP). The advantages of FO-WLP include the ability to support more I/O, a smaller vertical footprint that often makes it possible to reduce product form factor or stack more components, a reduction in costs by eliminating the interposer and insertion of through-silicon vias (TSVs), and improvements in electrical and thermal performance because the transistors drive less metal length.
机译:自从Apple选择将其用于iPhone 7以来,扇出晶圆级封装(FO-WLP)技术获得了可观的发展势头。FO-WLP建立了芯片对芯片和芯片对球栅阵列(BGA)。 )直接通过封装再分配层(RDL)进行连接,从而消除了在更成熟的倒装芯片和晶圆级芯片规模封装(WLCSP)中使用的封装基板。 FO-WLP的优势包括支持更多I / O的能力,较小的垂直占地面积(通常可以减小产品尺寸或堆叠更多的组件),通过消除中介层和插入硅通孔来降低成本(TSV),以及电和热性能方面的改进,因为晶体管驱动的金属长度更短。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号