A study on the accuracy of minimum width transistor area in estimating FPGA layout area

摘要

Integrating reconfigurable fabrics in SOCs requires an accurate estimation of the layout area of the re configurable fabrics in order to properly optimize the architectural-level design of the fabrics and accommodate early floor-planning. This work examines the accuracy of using minimum width transistor area, a widely-used area model in many previous FPGA architectural studies, in accurately predicting layout area. In particular, the layout areas of LUT multiplexers are used as a case study. We found that compared to the minimum width transistor area, the traditional metal area based stick diagrams can provide much more accurate layout area estimations. In particular, minimum width transistor area can underestimate the layout area of LUT multiplexers by as much as a factor of 2-3 while stick diagrams can achieve over 90% accuracy in layout area estimation while remaining IC-process independent. (C) 2017 Elsevier B.V. All rights reserved.