首页> 外文期刊>Journal of signal processing systems for signal, image, and video technology >A High-Speed Low-Complexity Concatenated BCH Decoder Architecture for 100 Gb/s Optical Communications
【24h】

A High-Speed Low-Complexity Concatenated BCH Decoder Architecture for 100 Gb/s Optical Communications

机译:用于100 Gb / s光通信的高速低复杂度级联BCH解码器架构

获取原文
获取原文并翻译 | 示例

摘要

This paper presents a two-iteration concatenated Bose-Chaudhuri-Hocquenghem (BCH) code and its highspeed low-complexity two-parallel decoder architecture for 100 Gb/s optical communications. The proposed architecture features a very high data processing rate as well as excellent error correction capability. A low-complexity syndrome computation architecture and a high-speed dual-processing pipelined simplified inversonless Berlekamp-Massey (Dual-pSiBM) key equation solver architecture were applied to the proposed concatenated BCH decoder with an aim of implementing a high-speed low-complexity decoder architecture. Two-parallel processing allows the decoder to achieve a high data processing rate required for 100 Gb/s optical communication systems. Also, the proposed two-iteration concatenated BCH code structure with block interleaving methods allows the decoder to achieve 8.91dB of net coding gain performance at 10~(-15) decoder output bit error rate to compensate for serious transmission quality degradation. Thus, it has potential applications in next generation forward error correction schemes for 100 Gb/s optical communications.
机译:本文提出了一种用于100 Gb / s光通信的两级级联Bose-Chaudhuri-Hocquenghem(BCH)码及其高速低复杂度两并行解码器架构。所提出的体系结构具有非常高的数据处理速率以及出色的纠错能力。为了实现高速低复杂度,将低复杂度校正子计算架构和高速双处理流水线化的简化无逆Berlekamp-Massey(Dual-pSiBM)关键方程求解器体系结构应用于所提出的级联BCH解码器解码器架构。两并行处理允许解码器获得100 Gb / s光通信系统所需的高数据处理速率。此外,所提出的具有块交织方法的两次迭代级联的BCH码结构允许解码器在10〜(-15)解码器输出误码率下实现8.91dB的净编码增益性能,以补偿严重的传输质量下降。因此,它在用于100 Gb / s光通信的下一代前向纠错方案中具有潜在的应用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号