首页> 外文期刊>Journal of Combinatorial Optimization >Analysis and approximation for bank selection instruction minimization on partitioned memory architecture
【24h】

Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

机译:分区存储架构上存储体选择指令最小化的分析与逼近

获取原文
获取原文并翻译 | 示例

摘要

A large number of embedded systems include 8-bit microcontrollers for their energy efficiency and low cost. Multi-bank memory architecture is commonly applied in 8-bit microcontrollers to increase the size of memory without extending address buses. To switch among different memory banks, a special instruction, Bank Selection, is used. How to minimize the number of bank selection instructions inserted is important to reduce code size for embedded systems.
机译:大量嵌入式系统都包括8位微控制器,以提高其能效并降低成本。多存储体存储器体系结构通常用于8位微控制器中,以在不扩展地址总线的情况下增加存储器的大小。要在不同的存储体之间切换,使用了一条特殊的指令“存储体选择”。如何减少插入的存储体选择指令的数量对于减小嵌入式系统的代码大小很重要。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号