首页> 外文期刊>Journal of Circuits, Systems, and Computers >Design of a Stable Low Power 11-T Static Random Access Memory Cell
【24h】

Design of a Stable Low Power 11-T Static Random Access Memory Cell

机译:设计稳定的低功率11-T静态随机存取存储器单元

获取原文
获取原文并翻译 | 示例
       

摘要

In this paper, a 11-T static random-access memory (SRAM) cell has been examined that shows a fair reduction in read power dissipation while upholding the stability and moderate performance. In the presented work, parametric variability analysis of various design metrices such as signal to noise margin, read current and read power of the Proposed 11T cell are presented and compared with few considered topologies. The Proposed cell offers single ended write operation and differential read operation. The improvement in read signal to noise margin and write signal to noise margin with respect to conventional 6T SRAM is 10.63% and 33.09%, respectively even when the write operation is single ended. Mean hold static noise margin of the cell for 3000 samples is 1.75x times higher than considered D2p11T cell. Sensitivity analysis of data retention voltage (DRV) with respect to temperature variations is also investigated and compared with considered topologies. DRV variation with temperature is least in FF process corner. In comparison to conventional 6T SRAM cell, the write and read delay of Proposed 11T cell gets improved by 2.55x and 1.64%, respectively. Proposed 11T topology consumes least read energy in comparison with considered topologies. In comparison with another considered 11T topology, i.e., D2p11T cell, Proposed cell consumes 13.11% lesser area. Process variation tolerance with Monte Carlo simulation for read current and read power has been investigated using Cadence virtuoso tool with GPDK 45-nm technology.
机译:在本文中,已经检查了11-T静态随机存取存储器(SRAM)单元,其显示读取功耗的公平减少,同时坚持稳定性和中等性能。在所呈现的工作中,提出了各种设计额度的参数可变性,例如信号到噪声裕度,所提出的11T小区的读取电流和读取功率,并与少数被认为是拓扑。所提出的单元提供单个结束的写入操作和差分读取操作。即使当写入操作单结束时,相对于传统6T SRAM的读取信号与噪声裕度的改善和写入信号与噪声裕度相对于噪声裕度分别为10.63%和33.09%。平均保持3000个样本的单元的静态噪声裕度比认为D2P11T细胞高1.75倍。还研究了关于温度变化的数据保持电压(DRV)的敏感性分析,并与被认为拓扑进行比较。 DRV温度变化至少在FF过程角落中。与传统的6T SRAM电池相比,所提出的11T细胞的写入和读取延迟分别得到2.55倍和1.64%的提高。建议11T拓扑消耗与被认为拓扑相比的最少读取能量。与另一种考虑的11T拓扑相比,即D2P11T细胞,所提出的细胞消耗13.11%的面积。使用GPDK 45-NM技术研究了对孔Carlo仿真的处理变化容差,并通过CADENCE Virtuoso工具进行了读取电流进行了研究。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号