首页> 外文期刊>Journal of Applied Physics >Positive charge trapping phenomenon in n-channel thin-film transistors with amorphous alumina gate insulators
【24h】

Positive charge trapping phenomenon in n-channel thin-film transistors with amorphous alumina gate insulators

机译:具有非晶氧化铝栅极绝缘体的n沟道薄膜晶体管中的正电荷俘获现象

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

In this work, we investigate the charge trapping behavior in InGaZnO_4 (IGZO) thin-film transistors with amorphous A1_2O_3 (alumina) gate insulators. For thicknesses ≤10nm, we observe a positive charge generation at intrinsic defects inside the A1_2O_3, which is initiated by quantum-mechanical tunneling of electrons from the semiconductor through the A1_2O_3 layer. Consequently, the drain current shows a counter-clockwise hysteresis. Furthermore, the de-trapping through resonant tunneling causes a drastic subthreshold swing reduction. We report a minimum value of 19mV/dec at room temperature, which is far below the fundamental limit of standard field-effect transistors. Additionally, we study the thickness dependence for A1_2O_3 layers with thicknesses of 5, 10, and 20 nm. The comparison of two different gate metals shows an enhanced tunneling current and an enhanced positive charge generation for Cu compared to Cr.
机译:在这项工作中,我们研究了具有非晶A1_2O_3(氧化铝)栅极绝缘体的InGaZnO_4(IGZO)薄膜晶体管中的电荷俘获行为。对于厚度≤10nm的薄膜,我们在A1_2O_3内部的固有缺陷处观察到正电荷的产生,这是由电子从半导体穿过A1_2O_3层的量子力学隧穿引起的。因此,漏极电流显示出逆时针方向的磁滞。此外,通过共振隧穿的去陷引起了极大的亚阈值摆幅减小。我们报告的室温下最小值为19mV / dec,远低于标准场效应晶体管的基本极限。此外,我们研究了厚度分别为5、10和20 nm的A1_2O_3层的厚度依赖性。两种不同栅极金属的比较显示,与Cr相比,Cu的隧穿电流增强,正电荷产生增强。

著录项

  • 来源
    《Journal of Applied Physics》 |2016年第24期|244501.1-244501.6|共6页
  • 作者单位

    Electronics Laboratory, ETH Zuerich, Zuerich 8092, Switzerland;

    Electronics Laboratory, ETH Zuerich, Zuerich 8092, Switzerland;

    Electronics Laboratory, ETH Zuerich, Zuerich 8092, Switzerland,Sensor Technology Research Center, Department of Engineering and Design, University of Sussex,Brighton BNI 9QT, United Kingdom;

    Electronics Laboratory, ETH Zuerich, Zuerich 8092, Switzerland;

    Electronics Laboratory, ETH Zuerich, Zuerich 8092, Switzerland;

    Electronics Laboratory, ETH Zuerich, Zuerich 8092, Switzerland;

    Integrated Systems Laboratory, ETH Zuerich, Zuerich 8092, Switzerland;

    Electronics Laboratory, ETH Zuerich, Zuerich 8092, Switzerland;

    Electronics Laboratory, ETH Zuerich, Zuerich 8092, Switzerland;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);美国《生物学医学文摘》(MEDLINE);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号