首页> 外文期刊>International journal of circuit theory and applications >A wideband low-spur 0.18-mu m CMOS phase-locked loop with bandwidth calibration
【24h】

A wideband low-spur 0.18-mu m CMOS phase-locked loop with bandwidth calibration

机译:具有带宽校准功能的宽带低杂散0.18μmCMOS锁相环

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents a 0.18-mu m complementary metal-oxide-semiconductor wideband phase-locked loop with low reference spurs. The dual-level charge-pump current calibration technique is proposed to maintain a constant loop bandwidth for wide operation frequency range and achieve low reference spurs. The first level charge-pump current calibration is seamlessly incorporated in the automatic frequency band hopping control and the mechanism also ensures enough negative transconductance for the voltage-controlled oscillator to function throughout the whole frequency range. The charge-pump current mismatch is calibrated by the second level charge-pump current calibration combined with the pulse-width scaling technique. The operation frequency range of the phase-locked loop covers from 4.7GHz to 6.1GHz. The measured phase noise is-116dBc/Hz at 1-MHz offset and the reference spurs are below-66.8dBc. Copyright (c) 2015 John Wiley & Sons, Ltd.
机译:本文提出了一种具有低参考杂散的0.18μm互补金属氧化物半导体宽带锁相环。提出了双级电荷泵电流校准技术,以在较宽的工作频率范围内保持恒定的环路带宽,并实现较低的基准杂散。一级电荷泵电流校准无缝集成在自动跳频控制中,该机制还确保压控振荡器在整个频率范围内都能发挥足够的负跨导。电荷泵电流失配通过第二级电荷泵电流校准与脉冲宽度缩放技术结合进行校准。锁相环的工作频率范围为4.7GHz至6.1GHz。在1MHz偏移处测得的相位噪声为-116dBc / Hz,参考杂散低于-66.8dBc。版权所有(c)2015 John Wiley&Sons,Ltd.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号