首页> 外文期刊>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences >Simulation of Fractal Immittance by Analog Circuits: An Approach to the Optimized Circuits
【24h】

Simulation of Fractal Immittance by Analog Circuits: An Approach to the Optimized Circuits

机译:模拟电路的分形阻抗仿真:优化电路的一种方法

获取原文
获取原文并翻译 | 示例
       

摘要

Fractal immittance, expressed by an admit- tance s~a (0 < |a |< 1), is simulated by the analog circuits composed of finite numbers of conventional elements, resistance R, capacitance C and inductance L, based on the distributed- relaxation-time models. The correlation between the number of R-C or R-L pairs and the optimum pole interval to give the widest bandwidth is estimated for each a-value by the numerical calculation for each circuit against a given criterion with respect to the phase angle. It is found that the bandwidth of 5 decades with a phase-angle error of +-1deg can be composed for |a|= 0.1-0.9 using eighteen pairs or less of the elements.
机译:分形电导率由导纳s〜a(0 <| a | <1)表示,由模拟电路组成,该电路由有限数量的常规元件,电阻R,电容C和电感L组成。弛豫时间模型。通过相对于相位角的给定标准,通过针对每个电路的数值计算,针对每个a值,估计R-C或R-L对的数量与提供最大带宽的最佳极点间隔之间的相关性。结果发现,使用18对或更少的元素,对于| a | = 0.1-0.9,可以构成5个十年的带宽,相位角误差为+ -1度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号