首页> 外文期刊>IEEE Transactions on Semiconductor Manufacturing >Impact of TiN Barrier Layer on Contact Resistance of Tungsten Filled Vias
【24h】

Impact of TiN Barrier Layer on Contact Resistance of Tungsten Filled Vias

机译:TiN阻挡层对钨填充通孔接触电阻的影响

获取原文
获取原文并翻译 | 示例
       

摘要

In this paper, we directly compare the influence of sputtered and chemical vapor deposited TiN liners on the contact resistance of large tungsten filled vias with an aspect ratio of 3:1. Scanning transmission electron microscopy, energy-dispersive X-ray spectroscopy, and time-of-flight secondary ion mass spectrometry studies revealed that during WF6-based tungsten chemical vapor deposition (CVD), fluorine diffuses through a poor physical vapor deposited (PVD) TiN barrier layer and reacts with the underlying titanium and aluminum to form high resistive compounds. Aside from depositing a thicker TiN PVD barrier, the replacement of the 40 nm PVD layer with a thinner TiN CVD liner has led to significantly reduced via resistances with very small deviations across the wafer and lot. We show that the CVD layer has a superior barrier performance against fluorine penetration, provides a conformal coverage and can be used at a reduced thickness compared to the PVD process.
机译:在本文中,我们直接比较了溅射和化学气相沉积的TiN衬里对纵横比为3:1的大型钨填充通孔的接触电阻的影响。扫描透射电子显微镜,能量色散X射线光谱和飞行时间二次离子质谱研究表明,在WF n 基于6 n的钨化学气相沉积(CVD),氟通过不良的物理物质扩散气相沉积(PVD)TiN阻挡层,并与下面的钛和铝反应形成高电阻化合物。除了沉积更厚的TiN PVD势垒之外,用更薄的TiN CVD衬里代替40 nm PVD层还导致通孔电阻显着降低,并且整个晶圆和批次的偏差很小。我们表明,与PVD工艺相比,CVD层具有出色的阻隔氟渗透性能,提供了保形覆盖,并且可以以减小的厚度使用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号