首页> 外文期刊>IEEE transactions on circuits and systems . I , Regular papers >A Spatial Contrast Retina With On-Chip Calibration for Neuromorphic Spike-Based AER Vision Systems
【24h】

A Spatial Contrast Retina With On-Chip Calibration for Neuromorphic Spike-Based AER Vision Systems

机译:基于片上校准的基于神经形态峰值的AER视觉系统的空间对比度视网膜

获取原文
获取原文并翻译 | 示例

摘要

We present a 32 times 32 pixels contrast retina microchip that provides its output as an address event representation (AER) stream. Spatial contrast is computed as the ratio between pixel photocurrent and a local average between neighboring pixels obtained with a diffuser network. This current-based computation produces an important amount of mismatch between neighboring pixels, because the currents can be as low as a few pico-amperes. Consequently, a compact calibration circuitry has been included to trimm each pixel. Measurements show a reduction in mismatch standard deviation from 57% to 6.6% (indoor light). The paper describes the design of the pixel with its spatial contrast computation and calibration sections. About one third of pixel area is used for a 5-bit calibration circuit. Area of pixel is 58 mum times 56 mum , while its current consumption is about 20 nA at 1-kHz event rate. Extensive experimental results are provided for a prototype fabricated in a standard 0.35-mum CMOS process.
机译:我们展示了一个32乘32像素对比度的视网膜微芯片,该芯片提供其输出作为地址事件表示(AER)流。将空间对比度计算为像素光电流与使用扩散网络获得的相邻像素之间的局部平均值之比。这种基于电流的计算会在相邻像素之间产生大量的失配,因为电流可能低至几个皮安。因此,已经包含了紧凑的校准电路来修剪每个像素。测量表明,不匹配标准偏差从57%降低到6.6%(室内照明)。本文介绍了像素的设计及其空间对比度计算和校准部分。约三分之一的像素面积用于5位校准电路。像素面积是58微米乘以56微米,而在1 kHz的事件速率下,其电流消耗约为20 nA。提供了使用标准0.35微米CMOS工艺制造的原型的广泛实验结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号