A Low-Power Interface for Capacitive Sensors With PWM Output and Intrinsic Low Pass Characteristic

摘要

A compact, low power interface for capacitive sensors, is described. The output signal is a pulse width modulated (PWM) signal, where the pulse duration is linearly proportional to the sensor differential capacitance. The original conversion approach consists in stimulating the sensor capacitor with a triangular-like voltage waveform in order to obtain a square-like current waveform, which is subsequently demodulated and integrated over a clock period. The charge obtained in this way is then converted into the output pulse duration by an approach that includes an intrinsic tunable low pass function. The main non idealities are thoroughly investigated in order to provide useful design indications and evaluate the actual potentialities of the proposed circuit. The theoretical predictions are compared with experimental results obtained with a prototype, designed and fabricated using 0.32 $mu{rm m}$ CMOS devices from the BCD6s process of STMicroelectroncs. The prototype occupies a total area of 1025$,times,$ 515 ${rm mm}^{2}$ and is marked by a power consuption of 84 $mu{rm W}$. The input capacitance range is 0–256 fF, with a resolution of 0.8 fF and a temperature sensitivity of 300 ${rm ppm}/^{circ}{rm C}$.