首页> 外文期刊>Circuits and Systems I: Regular Papers, IEEE Transactions on >DS-CDMA Implementation With Iterative Multiple Access Interference Cancellation
【24h】

DS-CDMA Implementation With Iterative Multiple Access Interference Cancellation

机译:具有迭代多址干扰消除功能的DS-CDMA实现

获取原文
获取原文并翻译 | 示例

摘要

In this paper an implementation of iterative joint detection for multiple access interference using direct-sequence code-division multiple-access (DS-CDMA) is presented. Results for multiple field programmable gate array (FPGA) platforms and multiple technology nodes for synthesized application specific integrated circuits (ASIC) are presented. The joint detection is performed using a generalized version of interleave-division multiple-access (IDMA) known as partition spreading (PS) CDMA. Decoding is performed using iterative methods from turbo and sum-product decoding. The synthesized ASIC system demonstrates a maximum aggregate throughput of 197 Mb/s for a fully loaded 50-user system, while the implemented FPGA 50-user system has a maximum aggregate throughput of 119 Mb/s.
机译:本文提出了一种使用直接序列码分多址(DS-CDMA)的多址干扰迭代联合检测实现。给出了用于综合专用集成电路(ASIC)的多个现场可编程门阵列(FPGA)平台和多个技术节点的结果。联合检测使用称为分区扩展(PS)CDMA的通用版本的交错分区多址(IDMA)执行。使用来自turbo和求和积解码的迭代方法执行解码。完整的50用户系统的合成ASIC系统显示最大聚合吞吐量为197 Mb / s,而已实现的FPGA 50用户系统的合成最大吞吐量为119 Mb / s。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号