首页> 外文期刊>IEEE transactions on circuits and systems . I , Regular papers >An Analog Front-End Chip With Self-Calibrated Input Impedance for Monitoring of Biosignals via Dry Electrode-Skin Interfaces
【24h】

An Analog Front-End Chip With Self-Calibrated Input Impedance for Monitoring of Biosignals via Dry Electrode-Skin Interfaces

机译:具有自动校准输入阻抗的模拟前端芯片,用于通过干电极-皮肤接口监视生物信号

获取原文
获取原文并翻译 | 示例
           

摘要

This paper demonstrates an input impedance boosting method that was developed for long-term monitoring of electroencephalography signals. An instrumentation amplifier was designed with a negative capacitance generation feedback (NCGFB) technique to cancel the adverse effects of input capacitances from electrode cables and printed circuit boards. The NCGFB boosts the measured impedance from below 40 MΩ to above 500 MQ at 50 Hz when the equivalent capacitance at the inputs is up to 150 pF. The prototype chip includes an automatic calibration system to adaptively enhance the input impedance through on-chip test signal generation, measurement, and the automatic digital control of the NCGFB. Consisting of an instrumentation amplifier, a low-pass notch filter, and a variable gain amplifier in 130-nm CMOS technology, the signal path has a combined gain range of 66-93 dB with a total power consumption of 42 μW. The front-end bandwidth covers 0.5-48 Hz, and its integrated input-referred noise over the bandwidth is 3.75 μV. The measured third-order harmonic distortion component is at least 57 dB below the fundamental signal level. A common-mode rejection ratio of 77.6 dB and a power supply rejection ratio of 74 dB were measured at 10 Hz. When activated, the auxiliary test signal generation and calibration circuits consume a power of 542 μW.
机译:本文演示了一种用于脑电图信号的长期监视的输入阻抗增强方法。仪表放大器采用负电容生成反馈(NCGFB)技术进行设计,以消除电极电缆和印刷电路板输入电容的不利影响。当输入端的等效电容高达150 pF时,NCGFB在50 Hz时将测得的阻抗从40MΩ以下提高到500 MQ以上。原型芯片包括一个自动校准系统,可通过片上测试信号的生成,测量和NCGFB的自动数字控制来自适应地增强输入阻抗。该信号路径由仪表放大器,低通陷波滤波器和采用130 nm CMOS技术的可变增益放大器组成,其总增益范围为66-93 dB,总功耗为42W。前端带宽覆盖0.5-48 Hz,其在带宽范围内的集成输入基准噪声为3.75μV。测得的三阶谐波失真分量至少比基本信号电平低57 dB。在10 Hz时测得的共模抑制比为77.6 dB,电源抑制比为74 dB。激活后,辅助测试信号生成和校准电路消耗的功率为542μW。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号