首页> 外文期刊>IEE proceedings. Part G, Circuits, devices and systems >Multiple-inputs systolic priority queue for fast sequentialdecoding of convolutional codes
【24h】

Multiple-inputs systolic priority queue for fast sequentialdecoding of convolutional codes

机译:多输入收缩优先队列,用于卷积码的快速顺序解码

获取原文
获取原文并翻译 | 示例
           

摘要

The operating speed of a sequential decoder with stack algorithmnis usually limited by the time to search the best node for furthernextension. This problem can be completely alleviated by using thensystolic priority queue to replace the stack memory. However, thensystolic priority queues developed previously are accessible only in thencases when the number of inputs processed is small. This is because thencomplexity of a queue grows up quickly as the volume of data flowingnthrough it increases. Since the largest amount of data flowing through ansystolic priority queue is equal to the number of inputs to this queue,nthe systolic priority queue is not suitable for a system with manyninputs. A modified version of previously developed circuits is proposed.nThe number of transmission gates required in this circuit isnproportional to 3N instead of N2, where N is the number ofninputs. Also the total number of control signals is proportional to 3Nn2 instead of N3. But the number of comparatorsnrequired is proportional to C2N+1, as before. Thisnmodified circuit can be used in cases where the number of inputs isnsmall (N⩽8). A new algorithm for the multiple-inputs systolicnpriority queue (MISPQ) is proposed. By using this algorithm, a MISPQ maynbe implemented with several smaller queues, each is used to process anpart of data in the MISPQ. Since the volume of data flowing through eachnqueue is small, these queues will be simpler. However, some additionalncircuits should be used for the interactions between queues. A circuitnfor implementing this algorithm is presented and its complexity isnanalysed. The number of transmission gates for the MISPQ is proportionalnto 3N, the number of control signals is proportional ton(3N2/2), and the number of comparators is proportional to 4Cn2N/2+1. Thus this new architecture is feasible fornlarge N (e.g.N⩾8)
机译:具有堆栈算法的顺序解码器的运行速度通常受搜索最佳节点进一步张力的时间限制。通过使用收缩优先级队列来替换堆栈内存,可以完全缓解此问题。但是,只有在处理的输入数量很少的情况下,才能访问先前开发的收缩优先级队列。这是因为队列的复杂度随着流经队列的数据量的增加而迅速增长。由于流过心脏收缩优先级队列的最大数据量等于此队列的输入数量,因此心脏收缩优先级队列不适用于具有许多输入的系统。提议对先前开发的电路进行修改。n该电路中所需的传输门数量与3N而不是N2成正比,其中N是n个输入的数量。同样,控制信号的总数与3Nn2而不是N3成正比。但是,所需的比较器数量n与C2N + 1成正比。在输入数量很少的情况下(N⩽ 8),可以使用这种改进的电路。提出了一种用于多输入收缩优先队列的新算法。通过使用此算法,可能无法使用几个较小的队列来实现MISPQ,每个队列用于处理MISPQ中的一部分数据。由于流过每个队列的数据量很小,因此这些队列将更简单。但是,一些额外的电路应用于队列之间的交互。提出了实现该算法的电路,并对其复杂性进行了分析。 MISPQ的传输门的数量与3N成比例,控制信号的数量与ton(3N2 / 2)成比例,比较器的数量与4Cn2N / 2 + 1成比例。因此,这种新架构对于N较大(例如N⩾ 8)是可行的

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号