首页> 外文期刊>IEE proceedings. Part G, Circuits, devices and systems >Design-for-test (DfT) study on a current mode DAC
【24h】

Design-for-test (DfT) study on a current mode DAC

机译:电流模式DAC的测试设计(DfT)研究

获取原文
获取原文并翻译 | 示例

摘要

The integration of design-for-test (DfT) features into complexnintegrated circuits (ICs) to support exhaustive, fast, and thereforeneconomic testing is becoming crucial to the manufacturing process. Thenauthors investigate the effectiveness of two different test strategiesnfor a current-mode digital-to-analogue converter (DAC) and DfT methodsnfor optimising the design at the transistor level. The first approach isna standard functional test; the second, a novel parametric test strategynwith on-chip support. Both strategies are supplemented by an Issqn screen for the digital components. The evaluation process used toncompare the effectiveness of these two test strategies shows that bothnapproaches result in similar fault coverage figures and a number ofnsimple circuit level design changes can enhance the fault coverage andnreduce the size of the test set
机译:将测试设计(DfT)功能集成到复杂的集成电路(IC)中,以支持详尽,快速且经济的测试对于制造过程至关重要。然后,作者研究了两种不同的测试策略对电流模式数模转换器(DAC)和DfT方法的有效性,以优化晶体管级的设计。第一种方法是标准功能测试。第二,一种新颖的参数测试策略,带有片上支持。两种策略均通过Issqn屏幕补充了数字组件。评估过程使用toncompare比较这两种测试策略的有效性,表明两种方法均会导致相似的故障覆盖率数字,并且许多简单的电路级设计更改都可以提高故障覆盖率并减小测试集的大小

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号