首页> 外文期刊>IEE proceedings. Part G >Simplified and accurate power-analysis method for deep-submicron ASIC designs
【24h】

Simplified and accurate power-analysis method for deep-submicron ASIC designs

机译:用于深亚微米ASIC设计的简化而精确的功率分析方法

获取原文
获取原文并翻译 | 示例
           

摘要

The algorithm, called Simplified Power Equations (SPE), derived on the basis of a host of transistor level power analyses of standard cells, properly represents the dependency of average power dissipation on output load, input slope and input state. Using the algorithm, power models of standard cells are significantly simplified while preserving a high level of accuracy. The efficiency of a gate-level power analysis is improved due to the simplicity of the power models. The algorithm can be extended to register transfer level (RTL) power analysis with the introduction of an RTL library.
机译:该算法被称为简化功率方程(SPE),它是基于对标准单元的大量晶体管级功率分析得出的,可以正确表示平均功率耗散对输出负载,输入斜率和输入状态的依赖性。使用该算法,可以大大简化标准单元的功率模型,同时保持较高的准确性。由于功率模型的简单性,提高了门级功率分析的效率。通过引入RTL库,可以将该算法扩展为寄存器传输级别(RTL)功率分析。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号