Low power system on chip bus encoding scheme with crosstalk noise reduction capability

摘要

Inter-wire coupling is a major source of wire load and delay faults for on-chip buses implemented in ultra-deep submicron system on chip (SoC) systems. Elimination or minimisation of such faults is crucial to the performance and reliability of SoC designs. A novel on-chip bus encoding scheme targeting high-performance generic SoC systems is presented. In addition to its efficiency in terms of power, the scheme reduces delay faults by completely eliminating the most critical type of crosstalk coupled switched capacitance. The authors describe the technique and its implementation (using the widely adopted AMBA-AHB SoC bus standard) and provide experimental results indicating 22-36percent energy saving for systems implemented in 0.18 (mu)m CMOS technology.