...
首页> 外文期刊>IEEE Transactions on Electron Devices >A thorough study of quasi-breakdown phenomenon of thin gate oxide in dual-gate CMOSFET's
【24h】

A thorough study of quasi-breakdown phenomenon of thin gate oxide in dual-gate CMOSFET's

机译:深入研究双栅CMOSFET中薄栅氧化物的准击穿现象

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

The conduction mechanism of the quasibreakdown (QB) mode for thin gate oxide has been studied in a dual-gate CMOSFET with a 3.7 nm thick gate oxide. Systematic carrier separation experiments were conducted to investigate the evolutions of gate, source/drain, and substrate currents before and after gate oxide quasibreakdown (QB). Our experimental results clearly show that QB is due to the formation of a local physically-damaged-region (LPDR) at Si-SiO/sub 2/ interface. At this region, the effective oxide thickness is reduced to the direct tunneling (DT) regime. The observed high gate leakage current is due to DT electron or hole currents through the region where the LPDR is generated. Twelve V/sub g/, I/sub sub/, I/sub s/d/ versus time curves and forty eight I-V curves of carrier separation measurements have been demonstrated. All the curves can be explained in a unified way by the LPDR QB model and the proper interpretation of the carrier separation measurements. Particularly, under substrate injection stress condition, there is several orders of magnitude increase of I/sub sub/(I/sub s/d/) at the onset point of QB for n(p)-MOSFET, which mainly corresponds to valence electrons DT from the substrate to the gate, consequently, cold holes are left in the substrate and measured as substrate current. These cold holes have no contribution to the oxide breakdown and thus the lifetime of oxide after QB is very long. Under the gate injection stress condition, there is sudden drop and even change of sign of I/sub sub/(I/sub s/d/) at the onset point of QB for n(p)-MOSFET, which corresponds to the disappearance of impact ionization and the appearance of hole DT current from the substrate to the gate.
机译:在具有3.7 nm厚栅极氧化物的双栅极CMOSFET中,已经研究了薄栅极氧化物的准击穿(QB)模式的传导机理。进行了系统载流子分离实验,以研究栅极氧化物准击穿(QB)之前和之后的栅极,源极/漏极和衬底电流的变化。我们的实验结果清楚地表明,QB是由于在Si-SiO / sub 2 /界面处形成了局部物理损坏区域(LPDR)。在该区域,有效氧化物厚度减小到直接隧穿(DT)方案。观察到的高栅极漏电流是由于流经LPDR的区域的DT电子或空穴电流引起的。已经证明了12条V / sub g /,I / sub sub /,I / sub s / d /与时间的关系曲线以及48条载流子分离测量的I-V曲线。可以通过LPDR QB模型以统一的方式解释所有曲线,并正确解释载流子分离测量结果。特别是,在衬底注入应力条件下,n(p)-MOSFET在QB的起始点I / sub sub /(I / sub s / d /)增加了几个数量级,这主要与价电子有关因此,从基板到栅极的DT会在基板上留下冷孔并作为基板电流进行测量。这些冷孔对氧化物击穿没有贡献,因此在QB之后氧化物的寿命非常长。在栅极注入应力条件下,对于n(p)-MOSFET,在QB的起始点,I / sub sub /(I / sub s / d /)的符号突然下降,甚至发生变化,这与消失有关从基板到栅极的碰撞电离和空穴DT电流的出现。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号