首页> 外文期刊>Electron Devices, IEEE Transactions on >Analytical Drain Current Model for Poly-Si Thin-Film Transistors Biased in Strong Inversion Considering Degradation of Tail States at Grain Boundary
【24h】

Analytical Drain Current Model for Poly-Si Thin-Film Transistors Biased in Strong Inversion Considering Degradation of Tail States at Grain Boundary

机译:考虑晶界尾态退化的多晶硅薄膜晶体管在强反演中的偏置漏电流分析模型

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents an analytical hot-carrier effect model for n-channel poly-Si thin-film transistors biased in strong inversion based on degradation of tail states at grain boundary near drain after stress. Via a stress-time-dependent tail state model, the degradation of tail state distribution and drain current after stress could be predicted as verified by the experiment data. Based on this model, both the tail state density and the characteristic decay energy of the tail state distribution in the damaged region increase with the stress time, which determine the degradation of the drain current.
机译:本文基于应力作用下漏极附近晶界处尾态的退化,提出了一种以强反型偏置的n沟道多晶硅薄膜晶体管的热载流子效应分析模型。通过与应力时间有关的尾态模型,可以预测出应力后尾态分布和漏极电流的退化,如实验数据所示。基于该模型,损伤区域的尾态密度和尾态分布的特征衰减能量都随应力时间的增加而增加,这决定了漏极电流的下降。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号