首页> 外文期刊>Electron Device Letters, IEEE >Subthreshold Degradation of Gate-all-Around Silicon Nanowire Field-Effect Transistors: Effect of Interface Trap Charge
【24h】

Subthreshold Degradation of Gate-all-Around Silicon Nanowire Field-Effect Transistors: Effect of Interface Trap Charge

机译:全能门硅纳米线场效应晶体管的亚阈值降解:界面陷阱电荷的影响

获取原文
获取原文并翻译 | 示例

摘要

We measured and analyzed the subthreshold degradation of the gate-all-around (GAA) silicon nanowire field-effect transistors with the length of 300/500 nm and the radius of 5 nm. An analytical model incorporating the effect of interface traps quantitatively explained the measured subthreshold swing $(SS)$ degradation. A simple electrostatic argument showed that the GAA device had smaller degradation of $SS$ values than planar devices for the same interface trap densities.
机译:我们测量并分析了具有300/500 nm长度和5 nm半径的全栅(GAA)硅纳米线场效应晶体管的亚阈值退化。结合界面陷阱影响的分析模型定量地解释了所测得的亚阈值摆幅(SS)$退化。一个简单的静电论证表明,对于相同的界面陷阱密度,GAA器件的$ SS $值降幅小于平面器件。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号