...
首页> 外文期刊>Electron Device Letters, IEEE >Origin of Device Performance Enhancement of Junctionless Accumulation-Mode (JAM) Bulk FinFETs With High- $kappa $ Gate Spacers
【24h】

Origin of Device Performance Enhancement of Junctionless Accumulation-Mode (JAM) Bulk FinFETs With High- $kappa $ Gate Spacers

机译:具有高 inline-formula> $ kappa $ 门间隔器的无结累积模式(JAM)批量FinFET增强器件性能的起源

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

In this letter, we investigated the junctionless accumulation-mode (JAM) bulk FinFETs with high- gate spacers showing enhanced device performance in SS, DIBL, and ON/OFF current ratio. We found that origin of the ON-state current enhancement was reduction of the initial energy barrier between the source and channel, and reason for the OFF-state current reduction was extension caused by the fringing field through high- gate spacers. The off-state leakage current decreased by over one order of magnitude. The ON-state current was remarkably enhanced by 180% over that of low- gate spacers. The high- gate spacer is indispensable for enhancing the performance of the JAM field-effect transistor in a sub 20-nm -gate length regime.
机译:在这封信中,我们研究了具有高栅极垫片的无结累积模式(JAM)体FinFET,该器件在SS,DIBL和ON / OFF电流比方面显示出增强的器件性能。我们发现导通状态电流增强的根源是源极与沟道之间初始能量垒的减小,而截止状态电流减小的原因是边缘电场通过高栅极隔离层引起的延伸。关态泄漏电流降低了一个数量级以上。导通状态的电流比低栅侧的隔离器明显提高了180%。高栅极间隔物对于在低于20 nm的栅极长度范围内增强JAM场效应晶体管的性能是必不可少的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号