Recent trends in IC technology have given rise to a new requirement, that of low powerdissipation during testing, that Built-In Self-Test (BIST) structures must target alongwith the traditional requirements. To this end, by exploiting the inherent properties ofCarry Save, Carry Propagate and modified Booth multipliers, in this paper we proposenew power-efficient BIST structures for them. The proposed BIST schemes are derivedby: (a) properly assigning the Test Pattern Generator (TPG) outputs to the multiplierinputs, (b) modifying the TPG circuits and (c) reducing the test set length. Our resultsindicate that the total power dissipated during testing can be reduced from 29.3% to54.9%, while the average power per test vector applied can be reduced from 5.8% to36.5% and the peak power dissipation can be reduced from 15.5% to 50.2% dependingon the implementation of the basic cells and the size of the multiplier. The testapplication time is also significantly reduced, while the introduced BIST schemesimplementation area is small.
展开▼
