Effect of Equal and Mismatched Signal Transition Time on Power Dissipation in Global VLSI Interconnects

摘要

High density chips have introduced problems like crosstalk noise and power dissipation. The mismatching in transition time of the inputs occurs because different lengths of interconnects lead to different parasitic values. This paper presents the analysis