Design and Verification of Area-Optimized AES Based on FPGA Using Verilog HDL

摘要

Advanced Encryption Standard (AES), has received significant interestover the past decade due to its performance and security level. In most of the previous works subbytes and inverse subbytes are implemented in Separate Modules using lookup table method.