首页> 外文期刊>IEICE Electronics Express >Floorplanner for multi-core micro-processors in 3D ICs with interlayer cooling system
【24h】

Floorplanner for multi-core micro-processors in 3D ICs with interlayer cooling system

机译:带有层间冷却系统的3D IC中多核微处理器的Floorplanner

获取原文
           

摘要

References(12) 3D ICs is a solution for multi-core processors, with critical challenge of internal thermal problem. A new solution for this problem is interlayer cooling system, which expands the floorplan design space of micro-processors in 3D ICs. This work proposes a floorplanner for multi-core processor in 3D ICs with interlayer cooling system, integrated with greedy and particle swarm optimization method. The results show that the maximal temperature and temperature gradient reduced by 10.3°C and 9.2°C respectively, compared with the baseline design in 3 active device layers.
机译:References(12)3D IC是用于多核处理器的解决方案,面临内部散热问题的严峻挑战。解决此问题的新方法是层间冷却系统,该系统扩展了3D IC中微处理器的平面布置设计空间。这项工作提出了一种具有层间冷却系统,集成了贪婪和粒子群优化方法的3D IC多核处理器的平面规划器。结果表明,与基线设计相比,在3个有源器件层中,最高温度和温度梯度分别降低了10.3°C和9.2°C。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号