首页> 外文期刊>IEEE Design & Test of Computers Magazine >Automated Source-Level Error Localization in Hardware Designs
【24h】

Automated Source-Level Error Localization in Hardware Designs

机译:硬件设计中的自动源级错误定位

获取原文
获取原文并翻译 | 示例

摘要

DETECTING, LOCALIZING, AND FIXING faults are crucial for an error-prone development process. In general, detecting and repairing misbehavior in an early stage of the development cycle considerably reduces costs and development time. In hardware design, shrinking design windows, increasing design complexity, and expensive prototyping are pushing companies toward considerable efforts in design analysis, verification, and debugging at the source code level. Production use of a source-code-based methodology lets designers create very complex systems on chips, thereby employing the source code as the basis for logic synthesis. Usually, developers detect faults in hardware designs with verification tools--for example, model checkers--or by using test cases together with simulators and waveform trace tools. In both cases, the hardware designer identifies test vectors leading to the unexpected results.
机译:检测,定位和修复故障对于易于出错的开发过程至关重要。通常,在开发周期的早期阶段检测并修复不良行为会大大降低成本和开发时间。在硬件设计中,缩小的设计窗口,增加的设计复杂性和昂贵的原型设计正促使公司在源代码级别进行设计分析,验证和调试。在生产中使用基于源代码的方法使设计人员可以在芯片上创建非常复杂的系统,从而将源代码用作逻辑综合的基础。通常,开发人员使用验证工具(例如,模型检查器)或通过将测试用例与模拟器和波形跟踪工具一起使用来检测硬件设计中的故障。在这两种情况下,硬件设计人员都会识别出导致意外结果的测试向量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号