首页> 外文期刊>Concurrency and Computation >Clock synchronization in high-end computing environments: a strategy for minimizing clock variance at runtime
【24h】

Clock synchronization in high-end computing environments: a strategy for minimizing clock variance at runtime

机译:高端计算环境中的时钟同步:一种在运行时最小化时钟差异的策略

获取原文
获取原文并翻译 | 示例
       

摘要

We present a new software-based clock synchronization scheme that provides high precision time agreement among distributed memory nodes. The technique is designed to minimize variance from a reference chimer during runtime and with minimal time-request latency. Our scheme permits initial unbounded variations in time and corrects both slow and fast chimers (clock skew). An implementation developed within the context of the message passing interface is described, and time coordination measurements are presented. Among our results, the mean time variance for a set of nodes improved from 20.0 ms under standard Network Time Protocol down to 2.29 μs under our scheme.
机译:我们提出了一种基于软件的新时钟同步方案,该方案可在分布式存储节点之间提供高精度的时间协议。该技术旨在在运行时以最小的时间请求延迟最小化与参考嵌合体的差异。我们的方案允许初始无限制的时间变化,并纠正慢速和快速嵌合(时钟偏斜)。描述了在消息传递接口的上下文中开发的实现,并给出了时间协调度量。在我们的结果中,一组节点的平均时间方差从标准网络时间协议下的20.0 ms降低到我们的方案下的2.29μs。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号