首页> 外文期刊>Circuits, systems, and signal processing >Insertion of an Optimal Number of Repeaters in Pipelined Nano-interconnects for Transient Delay Minimization
【24h】

Insertion of an Optimal Number of Repeaters in Pipelined Nano-interconnects for Transient Delay Minimization

机译:在流水线式纳米互连中插入最佳数量的中继器,以使瞬态延迟最小化

获取原文
获取原文并翻译 | 示例

摘要

A novel and highly accurate finite-difference time-domain model is developed for bundled single-walled carbon nanotube (SWCNT) interconnects by considering a fixed configuration that consists of a CMOS driver, a bundled SWCNT interconnect system, and an optimal number of repeaters. Using superposition theorem, this iterative model is applied to the entire chain of repeaters to calculate the total closed-loop delay. An accurate transfer function is modeled for the chain of equi-spaced repeaters in the interconnect system. The transfer function is further used to develop an analytical model for closed-loop delay, considering the optimum number of repeaters as dependent parameter. Further, in order to determine the minimum delay, an analysis is performed to find out the optimum number of repeaters for a given interconnect length. In addition, a detailed study is carried out to observe the impact of interconnect length on time delay, the time delay reduction on increasing the number of repeaters and the effect of excitation magnitude on time delay with power delay product. It is observed that by using SWCNT interconnects, the total number of repeaters and the time delay are reduced by more than 40 and 50%, respectively, compared with the copper (Cu) interconnects. However, the proposed model achieves extreme accuracy, with 4% relative tolerance at maximum, in predicting interconnect performance based on comparison with the HSPICE simulations.
机译:通过考虑由CMOS驱动器,捆绑的SWCNT互连系统和最佳中继器组成的固定配置,为捆绑的单壁碳纳米管(SWCNT)互连开发了一种新颖且高度精确的有限差分时域模型。使用叠加定理,将此迭代模型应用于中继器的整个链,以计算总的闭环延迟。为互连系统中的等距中继器链建模了一个精确的传递函数。将转发器的最佳数量作为从属参数,该传递函数还用于开发闭环延迟分析模型。此外,为了确定最小延迟,进行分析以找出对于给定互连长度的最佳中继器数量。此外,还进行了详细的研究,以观察互连长度对时间延迟的影响,减少时间延迟对增加中继器数量的影响以及激励幅度对功率延迟乘积对时间延迟的影响。可以看出,与铜(Cu)互连相比,通过使用SWCNT互连,中继器的总数和时间延迟分别减少了40%和50%以上。但是,在与HSPICE仿真比较的基础上,所提出的模型在预测互连性能时可达到极高的精度,相对公差最大为4%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号