首页> 外文期刊>Circuits and Systems for Video Technology, IEEE Transactions on >Depth-Reliability-Based Stereo-Matching Algorithm and Its VLSI Architecture Design
【24h】

Depth-Reliability-Based Stereo-Matching Algorithm and Its VLSI Architecture Design

机译:基于深度可靠性的立体匹配算法及其VLSI架构设计

获取原文
获取原文并翻译 | 示例

摘要

A low-complexity depth-reliability-based stereo-matching algorithm and an efficient scanline memory-merging implementation scheme are proposed in this paper. The developed algorithm analyzes the accuracy of disparity results by using simple local window-based methods and preserves reliable information only. A bidirectional depth propagation flow is then adopted to fill the unreliable segments by using reliable information. Moreover, a set of predefined function-specific reliability variables are extracted to further improve depth quality in the occluded and smooth regions, which can reduce 39% bad pixels obtained by applying the basic window-based matching. The proposed scanline memory-merging scheme along with data prefetching can lead to 32.7% savings on the scanline memory area and relax the requirements of external frame buffer size and bandwidth. Experimental results show that the implemented stereo-matching hardware has a gate count of 223 k including the scanline memory, and can achieve up to 70 frames/s for resolution ( downsampling of FullHD side-by-side 3-D format) with 56 disparity levels.
机译:提出了一种基于深度复杂度的低复杂度立体匹配算法和有效的扫描线存储器合并实现方案。所开发的算法通过使用基于本地窗口的简单方法来分析视差结果的准确性,并且仅保留可靠的信息。然后采用双向深度传播流程,通过使用可靠信息填充不可靠的分段。此外,提取了一组预定义的功能特定的可靠性变量,以进一步提高被遮挡和平滑区域的深度质量,这可以减少通过应用基于基本窗口的匹配获得的39%的不良像素。所提出的扫描线存储器合并方案以及数据预取可以节省扫描线存储器面积32.7%,并放宽对外部帧缓冲区大小和带宽的要求。实验结果表明,所实现的立体声匹配硬件包括扫描线存储器在内的门数为223 k,并且可以实现高达70帧/秒的分辨率(FullHD并排3-D格式的下采样)和56个视差。水平。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号