This paper describes efficient architectures for FIR filters. Bynexploiting the reduced complexity made possible by the use of twonpowers-of-two coefficients, these architectures allow the implementationnof high sampling rate filters of significant length on a singlenfield-programmable gate array (FPGA)
展开▼