首页> 外文期刊>Analog Integrated Circuits and Signal Processing >A 5.4-GHz high-Q tunable active-inductor bandpass filter in standard digital CMOS technology
【24h】

A 5.4-GHz high-Q tunable active-inductor bandpass filter in standard digital CMOS technology

机译:采用标准数字CMOS技术的5.4 GHz高Q可调有源电感带通滤波器

获取原文
获取原文并翻译 | 示例

摘要

A transistor-only CMOS active-inductor with an all-NMOS signal path is presented. By tuning the varactor-augmented parasitic capacitance at the only internal node the circuit losses from submicron MOSFETs can be partially or fully compensated to permit realizing unlimited values of Q, with little frequency and no power-consumption penalties. Transistor-only second-order bandpass filters using the active inductor were built in the TSMC 0.18-μm CMOS process, and high filter Q was obtained by tuning the varactor. The highest center frequency measured was f 0 = 5.7 GHz for 0.2-μm gate lengths and the maximum repeatably measured Q was 665. Lower Qs can be obtained by reducing the capacitive compensation or by adjusting the circuit biasing. f 0 and Q are tunable via separate varactors. IIP 3 and input 1-dB compression point were simulated as 0.523 VPP and 0.128 VPP (?1.65 and ?13.9 dBm from a 50-Ω source) at 5.7 GHz with Q = 100 and midband gain equal 4.7 dB. For the same conditions, the output noise and noise figure (R S = 50 kΩ) were simulated to be 0.8 μV/Hz1/2 and 25.6 dB, respectively. The filter core occupies an area of 26.6 μm × 30 μm and dissipates 4.4 mW at 5.4 GHz from a 1.8-V power supply. As the circuits use only MOSFETs they are fully compatible with standard digital CMOS processes. f 0 statistics were obtained by measuring 40 chips at identical biasing condition.
机译:提出了具有全NMOS信号路径的纯晶体管CMOS有源电感器。通过在唯一的内部节点上调整变容二极管的寄生电容,可以部分或完全补偿来自亚微米MOSFET的电路损耗,从而实现Q的无限值,而且频率极低,并且不会产生功耗方面的损失。在台积电0.18μmCMOS工艺中构建了使用有源电感的仅晶体管二阶带通滤波器,并通过调整变容二极管获得了高滤波器Q。对于0.2μm的栅极长度,测得的最高中心频率为f 0 = 5.7 GHz,可重复测量的最大Q为665。可以通过减小电容补偿或调整电路偏置来获得较低的Qs。 f 0 和Q可通过单独的变容二极管进行调节。 IIP 3 和输入1-dB压缩点在5.7 GHz下模拟为0.523 VPP 和0.128 VPP (来自50Ω源的?1.65和?13.9 dBm),Q = 100中频带增益等于4.7 dB。在相同条件下,输出噪声和噪声系数(RS = 50kΩ)分别被仿真为0.8μV/ Hz1 / 2 和25.6 dB。滤波器内核的面积为26.6μm×30μm,在1.8 GHz电源下于5.4 GHz时耗散4.4 mW。由于电路仅使用MOSFET,因此与标准数字CMOS工艺完全兼容。通过在相同的偏置条件下测量40个芯片获得f 0 统计量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号