首页> 外文期刊>ACM Transactions on Graphics >Masked Depth Culling for Graphics Hardware
【24h】

Masked Depth Culling for Graphics Hardware

机译:图形硬件的遮罩深度剔除

获取原文
获取原文并翻译 | 示例

摘要

Hierarchical depth culling is an important optimization, which isrnpresent in all modern high performance graphics processors. Wernpresent a novel culling algorithm based on a layered depth representation,rnwith a per-sample mask indicating which layer eachrnsample belongs to. Our algorithm is feed forward in nature in contrastrnto previous work, which rely on a delayed feedback loop. Itrnis simple to implement and has fewer constraints than competingrnalgorithms, which makes it easier to load-balance a hardware architecture.rnCompared to previous work our algorithm performs veryrnwell, and it will often reach over 90% of the efficiency of an optimalrnculling oracle. Furthermore, we can reduce bandwidth by up torn16% by compressing the hierarchical depth buffer.
机译:分层深度剔除是一项重要的优化,在所有现代高性能图形处理器中都存在。 Wern提出了一种基于分层深度表示的新颖剔除算法,其中每个样本掩码指示每个样本属于哪个层。与先前的工作相比,我们的算法本质上是前馈,后者依赖于延迟的反馈回路。与竞争算法相比,Itrnis易于实现且具有更少的约束,这使得对硬件体系结构进行负载平衡变得更容易。与以前的工作相比,我们的算法执行得很好,通常可以达到最优算法的90%以上的效率。此外,我们可以通过压缩分层深度缓冲区将带宽减少多达16%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号