针对高速图像采集存储要求,设计一种高速大容量存储装置.该装置以FPGA为主控芯片,以FPGA内部集成的高速串行收发器Rocket I/O GTP作为图像数据接收单元,通过FPGA控制MCB硬核操作2片DDR2 SDRAM构成兵乓缓存单元,以32片NAND FLASH组成的阵列为存储单元,采用交叉双平面页编程技术对FLASH进行数据存储.实现了对3个速率为50 MB/s的图像通道数据实时采集存储.通过对FLASH阵列中的图像数据进行回读分析,测试结果无误,验证了系统功能的有效性和可靠性.%Aiming at the high-speed image acquisition and storage requirements,a high-speed and large-capacity storage device was designed. The FPGA is regarded as the main-control chip of the device. The high-speed serial transceiver Rocket I/O GTP integrated into FPGA is taken as the image data receiving unit. The MCB hard-core is controlled with FPGA to operate two chips of DDR2 SDRAM to compose the ping-pong buffer unit. The array composed of 32 NAND FLASHs is employed as the memory cell. The interleave two-plane page programming technology is used to storage data in FLASH. The real-time data acqui-sition and storage of three image channels in the speed of 50 MB/s were realized.. The read-back analysis is performed for image data in FLASH array to verify the validity and reliability of the system with correct test results.
展开▼
