首页> 中文期刊> 《计算机科学技术学报:英文版》 >Physical Design Methodology for Godson-2G Microprocessor

Physical Design Methodology for Godson-2G Microprocessor

     

摘要

The Godson-2G microprocessor is a high performance SOC which integrates a four-issue 64-bit high performance CPU core(called GS464),a DDR2/3 controller,a HyperTransport controller,a PCI/PCI-X controller,etc.It is physically implemented in 65 nm CMOS process and reaches the frequency of 1GHz with power consumption less than 4 W.The main challenges of Godson-2G physical implementation include nanometer process technology effects,high performance design targets,and tight schedule.This paper describes the key innovative features of physical design methodology which had been used in Godson-2G physical implementation,with particular emphasis on interconnect driven floorplan generation (ICD-FP),adapted boundary constraints design optimization(ABC-OPT),automatic register group clock tree generation methodology(ARG-CTS).

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号