首页> 中文期刊>电路与系统学报 >一种高隔离度低损耗CMOS射频收发开关设计方法

一种高隔离度低损耗CMOS射频收发开关设计方法

     

摘要

本文采用了LC并联谐振的办法设计了高性能的CMOS收发开关,由于消除了CMOS晶体管的寄生电容的影响,降低了开关电路的插入损耗、提高隔离性能.同时利用直流偏置和交流浮动技术来提高开关的功率容纳能力.采用TSMC0.35μm RF-CMOS工艺设计的收发开关,模拟结果表明谐振频率工作点的插入损耗为1.03dB,收发端隔离39.277dB,输入ldB压缩点(PldB)功率26.28dBm.%LC shunt resonance technology is used to fabricate the CMOS transmit/receive switch.High isolation and low insertion loss performance are achieved with the elimination of CMOS transistor's parasitical capacitance.DC bias voltage and AC-floating techniques are used to improve the power handling capability.The T/R Switch is based on the TSMC 0.35 μm RFCMOS process.The simulation exhibits that the insertion loss is 1.03dB,the isolation between transmit and receive access is 39.277 dB at the resonance frequency,and the input ldB compression point (PldB) is 26.28 dBm.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号