首页> 中文期刊>电子设计工程 >基于NSGA-Ⅱ算法的IP核测试优化研究

基于NSGA-Ⅱ算法的IP核测试优化研究

     

摘要

In the test of SoC integrated IP cores, test time and test power were in the restrict condition to each other. The multi-objective evolutionary algorithm can achieve the simultaneous optimization. The paper constructed the combined optimization model for IP cores' test time and test power under no constraining, applied NSGA-II to deal with the combined optimization model, and adopted ITC'02 Benchmark circuit h953 to verify the algorithm. The results show that the NSGA-II algorithm can generate balance solutions, and the test model is practical and effective.%IP核集成化的SoC测试,测试时间与测试功耗是两个相互影响的因素.多目标进化算法能够处理相互制约的多目标优化问题.在无约束条件下,对IP核的测试时间与测试功耗建立联合优化模型,并采用多目标进化算法中的改进型非劣分类遗传算法(Non-dominated Sorting Genetic Algorithm II,NSGA-II)对模型进行求解.通过应用ITC'02标准电路中的h953做应用验证,结果表明该方法能够给出模型的均衡解,证明了模型的实用性和有效性.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号