A genetic algorithm-based system for generating test programs for microprocessor IP cores

摘要

The current digital systems design trend is quickly moving toward a design-and-reuse paradigm. In particular, Intellectual Property cores are becoming widely used. Since the cores are usually provided as encrypted gate-level netlist, they raise several testability problems. In this paper we propose an automatic approach targeting processor cores that, by resorting to Genetic Algorithms, computes a test program able to attain high Fault Coverage figures. Preliminary results are reported to assess the effectiveness of our approach with respect to random approach.